An Asymmetry-aware Energy-efficient Hypervisor Scheduling Policy for Asymmetric Multi-core
نویسندگان
چکیده
Recently, asymmetric multi-core architecture have become an important issue in CPU design, software scheduling, and virtualization. In a virtualization environment, a hypervisor scheduler assigns virtual cores to physical cores for task execution. However, a load-balancing scheduling strategy for a symmetric multi-core platform (SMP) is unaware of core asymmetry. The deployment of such a strategy to an asymmetric platform may cause performance degradation or energy waste. To take full advantage of the improved power efficiency and performance made possible by asymmetric multi-core platforms, we need a new scheduling strategy. In this paper, we propose an energy-efficient, asymmetry-aware scheduling mechanism for hypervisors on asymmetric multi-core platforms. The goal is to generate an energy-efficient scheduling plan with guaranteed performance.
منابع مشابه
Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture
Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, ...
متن کاملA JOINT DUTY CYCLE SCHEDULING AND ENERGY AWARE ROUTING APPROACH BASED ON EVOLUTIONARY GAME FOR WIRELESS SENSOR NETWORKS
Network throughput and energy conservation are two conflicting important performance metrics for wireless sensor networks. Since these two objectives are in conflict with each other, it is difficult to achieve them simultaneously. In this paper, a joint duty cycle scheduling and energy aware routing approach is proposed based on evolutionary game theory which is called DREG. Making a trade-off ...
متن کاملEfficient Virtual Machine Scheduling-policy for Virtualized Heterogeneous Multicore Systems
Heterogeneous multicore processors could be the future trend of processors’ industry due to their performance-power efficiency. In the operating systems domain, A heterogeneity-aware scheduler assigns a thread or an application to an appropriate core to realize this efficiency. Using virtualization technologies enables resource consolidation and achieves effective utilization of resources. Neve...
متن کاملEfficient Programming for Multicore Processor Heterogeneity: OpenMP versus OmpSs
ARM single-ISA heterogeneous multicore processors combine high-performance big cores with power-efficient small cores. They aim at achieving a suitable balance between performance and energy. However, a main challenge is to program such architectures so as to efficiently exploit their features. In this paper, we study the impact on performance and energy trade-offs of single-ISA architecture ac...
متن کاملAsymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures
As threads of execution in a multi-programmed computing environment have different characteristics and hardware resource requirements, heterogeneous multi-core processors can achieve higher performance as well as power efficiency than homogeneous multi-core processors. To fully tap into that potential, OS schedulers need to be heterogeneity-aware, so they can match threads to cores according to...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015